Miniaturized computing platforms typically operate under restricted battery capacity due to their size [1] . Due to low duty cycles in many sensing applications, sleep-mode power can dominate the total energy budget. Wakeup timers are a key always-on component in such sleep modes and must therefore be designed with aggressive power consumption targets (e.g., <10nW). Also, accurate timing generation is critical for peer-to-peer communication between sensor platforms [1] . Although a 32kHz crystal oscillator can provide low power [2] and accurate long-term stability, the requirement of an off-chip component complicates system integration for small wireless sensor nodes (WSNs).
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As a result, conventional on-chip oscillators for WSN applications utilize RC time constants, which show relatively accurate frequency stability compared to transistor-delay-dominated ring oscillators. Conventional RC oscillators periodically reset a capacitor using an RC time constant and comparator [3, 4] . However, a power-hungry fast continuous comparator is needed to render its own delay negligible compared to the RC time constant and ensure good frequency stability. A timer using a frequency-locking technique to allow an ultra-low-power amplifier to replace the comparator is proposed in [5] . However, oscillation frequency cannot be scaled down due to the resistor size, which limits the minimum power consumption. For example, even with a relatively large 55MΩ resistor occupying 0.2mm 2 in 0.18μm CMOS, the topology consumes 18.2nW at 1V switching amplitude.
To address this challenge and achieve a WSN timer with single-digit nW power consumption, we propose a new timer using a duty-cycled resistor scheme to increase resistance without impacting area. By generating the duty cycle using the frequency from the timer itself, an accurate on/off ratio is ensured. In addition, a current-reuse scheme is proposed to save power and also eliminates the need for chopping the bias current. Finally, a self-biasing technique is proposed to ensure stable operation and low power consumption across process-voltage-temperature (PVT) variations. Using these techniques, the timer achieves 13.8ppm/°C (−25 to 85°C) at 3kHz and consumes 4.7nW while showing less than 1.5× power variation across temperature. oscillator's (VCO) frequency is sensed using the effective resistance of a switched capacitor. This effective resistance is transformed to current (I SC ) by regulating it to a voltage generated by a series of 2-to-1 voltage downconverters (V N ). I SC is then compared to a current generated by a temperature-compensated switched resistor (I SR ) referenced to V P . The frequency-locked loop is stabilized when I SC is equal to I R , thereby defining the oscillation frequency (F OSC ) as 1/(M×R SW ×C SW ) where M is the duty cycle of R SW switching operation. Placing the switched resistor and switched capacitor in series effectively "reuses" current, reducing power consumption of this component by 2× compared to a conventional topology where they are placed in parallel. are connected in parallel with R SW and C SW to reduce the ripple arising from switching events. However, those capacitors can reduce the frequency of the second pole and make the regulation loops unstable. Furthermore, ultra-lowpower design using subthreshold-biased devices exacerbates sensitivity to PVT variations, complicating the design. This work proposes a self-biasing scheme that uses a replica of I SC to generate amplifier biasing currents. Assuming near 0dB gain of source follower M 2 , the regulation-loop phase margin is defined by tan -1 (gm 1 C 3 /gm amp1 C D1 ) where gm 1 , and gm amp1 are transconductances of M 1 and Amp1's differential pair, respectively. As the phase margin is determined only by the ratio of transconductance and capacitance, stability can be ensured across a wide range of PVT variation. Furthermore, self-biasing acts to maintain relatively constant power consumption of analog building blocks across temperature and removes the need to include an accurate current reference generator, thereby saving power and area. (Fig. 5.8.3, right) . The difference of I SR and I SC is integrated by C 1 and creates a quadratic ripple on V C . This ripple can perturb the duty cycle of V DIV , creating temperature and supply-voltage sensitivity. To mitigate these non-ideal effects, a sampler is placed in front of the VCO so that the control voltage is constant within a divider cycle. Amp3 drives sampling-transistor body voltages to remove the drain junction leakage from the sampled voltage, V C,S .
A key part of the proposed low-power scheme is the switched resistor. Resistor current (I SR = (V DD -V P )/(M×R SW )) can be reduced by either lowering the voltage across the resistor or increasing R SW . The lower bound on voltage swing is determined by amplifier input offset. V N is therefore selected to be 1/16 th of the supply voltage in order to allow center-frequency adjustment after trimming R SW and C SW under wide variation of amplifier offset and process. The practical upper bound of R SW is dictated by area requirements and set to 17MΩ, with resulting area of 0.065mm 2 . The proposed resistor-switching scheme increases the resistor size without increasing area. A switched resistor is usually implemented by placing a switch in series with a resistor [6] . However, current can still flow from the non-disconnected port to parasitic capacitance in the resistor even when the switch is off. This reduces the equivalent resistance and makes it temperature dependent. This effect worsens quadratically with resistor size as the current injected into its parasitic capacitance grows linearly while the current flowing through the resistor reduces inversely with resistance. Instead, we disconnect both resistor terminals so that charges on the parasitic capacitors are only shared while the switch is off. This eliminates injection of additional current from the parasitic capacitor (Fig. 5.8.2, left) .
Reference voltages V N and V P are generated using a series of switched-capacitor 2-to-1 downconverters clocked by the oscillator output. The stable oscillator frequency results in a constant current consumption across temperature (Fig.  5.8.4) , especially compared to conventional diode stack-based voltage dividers as shown in Fig. 5 .8.4, right. Even though the voltage mismatch between V N and V DD -V P is larger, it is negligible compared to the overall TC of the proposed timer. Furthermore, the mismatch is more linear than that of the diode stack, thus it can be more easily tuned out by trimming TC of R SW . The switching voltages are level-converted through coupling capacitors and a pair of cross-coupled transistors so that the clock feedthrough of each switching transistor is balanced and driving capability is constant regardless of the output voltage [7] . 
